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Abstract
Poly~ilicon-Oxide-Nitride-Oxide-~ilicon (SONOS) nano-devices are used widely as
nonvolatile semiconductor memories (NVSMs) in a wide range of applications ranging
from NASA space missions, military and commercial satellites to mobile electronics,
such as cellular phones and digital cameras. This so-called SONGS technology offers
improved performance with a small cell size to meet the challenge of high density, low
power, low voltage and radiation hard operations. In addition, it is highly compatible with
today's state-of-the-art CMOS technology.
In this thesis we utilize a series of measurement techniques to characterize the
electrical behavior and reliability of the SONOS devices. I-V measurements are used to
derive key device parameters such as transistor gain, flatband voltage and substrate
doping. Charge pumping and linear voltage ramp"techniques are used to determine the
distribution of traps in the Si-SiOz interface and in the nitride storage layer, respectively.
To study the memory properties, dynamic measurements are performed to obtain
erase/write, data retention, and endurance characteristics.
We have developed a preliminary SONOS mobility model, based on Coulomb
scattering and Surface Roughness scattering to characterize electron transport in the
surface inversion layer of the SONOS device. With this model we are able to extract
modeling parameters to describe the I-V characteristics of SONOS nonvolatile
semiconductor memory devices.
We also examined the scaled SONOS devices with protective gate diodes provided by
Northrup Grumman. These devices have oxygen-rich films called oxynitride (SiOxNy). In
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these devices, the data retention and endurance characteristics have improved compared
with devices without gated diode protection. A 10-year memory window of 0.5 V is
extrapolated from characteristics generated with a +7 V, 2.5 msec write pulse and -7 V,
7.5 msec erase pulse at room temperature for an uncyc1ed SONOS device.
Finally, we have studied the degradation of retention characteristic at high
temperatures. Based on a model, which assumes thermal excitation of trapped electrons is
the dominant discharging mechanism at high temperatures, we have extracted the trap
density profile in oxynitride films with our retention measurements. We show the trap
density for an 'oxynitride' storage layer is roughly three times less than the trap density
for a silicon-rich nitride layer.
2
Chapter 1
Introduction
1.1 Nonvolatile Semiconductor Memory Devices
With the advent of the System-On-Chip (SOC) concept, Nonvolatile Semiconductor
Memories (NVSMs), such as EEPROMs (Electrical Erasable and Programmable Read
Only Memories), have become increasingly attractive for their fast in-system program
and erase capability. Their small size and low-power consumption make them ideal for a
myriad of portable applications such as cellular phones, digital cameras, personal data
assistants and compact smart cards.
The basic characteristics of EEPROM devices include programming speed, data
retention and endurance. Programming speed represents the needed amount of time to
change the memory device from the written state to the erased state, or vise versa. Data
retention is used to characterize the ability of the device to store and recover information
after a number ofprogram/erase cycles at a specified temperature. Endurance refers to the
ability of the device to withstand repeated program/erase cycles and still meet the
electrical specifications.
There are two major types of EEPROM's; floating gate devices and floating trap
SONOS devices. Both of the devices are basically Metal-Oxide-Semiconductor-Field-
Effect-Transistor (MOSFET) with modified gate stack structures. The floating gate
devices store charge in a polysilicon gate electrode as free carriers with a continuous
3
spatial distribution in the conduction band, while the SONOS (Polysilicon-Oxide-Nitride-
Oxide-Silicon) devices store charge in spatially isolated deep level traps (Fig. 1.1).
Floating Gate
Structure ONO .
composite
dielec1rics
t----l}/
p-Si
SONDS
Structure ONO
composite
dielectrics
p-Si
Figure 1.1 Floating gate vs. SONOS device structure.
N-channel devices are used commonly in both technologies because the higher
mobility of electrons allows a faster readout. The main differences between the floating
gate and the SONOS technologies are as follows [1]:
1) In memory operations, SONOS devices employ both electrons and holes.
Floating gate devices use only electrons.
2) SONOS has a simpler structure because it only has one gate with one composite
dielectric. Floating gate consists of two floating gates and two dielectrics (oxide
and composite).
3) SONOS gate voltage is controlled directly. Floating gate voltage is coupled
capacitively from the control gate.
4) SONOS structure is linearly scalable with programming voltage. Floating gate
structure is not easily scaled.
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Figure I. I Floating gate vs. SONOS device structure.
N-channel devices are used commonly in both technologies because the higher
mobility of electrons allows a faster readout. The main differences between the floating
gate and the SONOS technologies are as follows [I]:
I) In memory operations, SONOS devices employ both electrons and holes.
Floating gate devices use only electrons.
2) SONOS has a simpler structure because it only has one gate with one composite
dielectric. Floating gate consists of two floating gates and two dielectrics (oxide
and composite).
3) SONOS gate voltage is controlled directly. Floating gate voltage IS coupled
capacitively from the control gate.
4) SONOS structure is linearly scalable with programming voltage. Floating gate
structure is not easily scaled.
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5) The SONOS device structure is immune to single defect memory loss because
charge is stored in traps distributed throughout the dielectric. Floating gate
structure is susceptible to single defect memory loss where a single defect in the
tunnel oxide allows free charge to escape into the bulk.
6) Floating gate has thicker tunnel oxide than SONOS devices, generally around the
range of 7-10 nm. This leads to better retention for floating gate devices at the
expense ofhigher programming voltages.
7) SONOS devices operate with reduced electric fields in the tunnel oxide (Modified
Fowler-Nordheim and Direct tunneling) as opposed to floating gate devices which
use exclusively Fowler-Nordheim tunneling.
8) Recent developments with the use of hot electron injection (HEI) have enabled
SONOS devices [31] to (a) store two bits of information spatially localized over
the source and drain junctions of the device, and' (b) permit the shrinking of
device cell size to 2.5F2, where F is the so-called 'feature' size - a consequence of
sharing source lines on adjacent cells.
Future NVSMs require an endurance of 106 program/erase cycles, 10-year charge
retention at 85°C, low programming voltages of 5-7V and compatibility with standard
CMOS technology - a technology with only single-level polysilicon. To achieve low
power, low voltage operation while still retaining programming speed and device
reliability presents a major challenge for our research in this area. The NVSM program
and erase voltages currently used are far too large, especially in floating gate devices,
compared with aggressively scaled CMOS logic devices. The net result is the need for
high-voltage generator charge-pumping circuits, which degrade array efficiency and
5
easily break down in radiation environments. In addition, high-voltage devices require
additional fabrication steps and reduce yield in manufacturing high-density NVSMs.
To meet the challenges for the next generation NVSM, several new technologies have
emerged. FRAM, or Ferroelectric RAM, is a technology that uses high currents to orient
the magnetic direction of a tiny strip of magnetic material to record data bits [2].
Unfortunately, fabricating FRAMs in silicon-based facilities will exposes the various
processes to contamination. The nano-crystal floating gate memory is based on direct
quantum tunneling by electrons from the Si channel to a nanocrystaI. For all its
advantages, technical issues remain to be solved, such as (a) the control of disturbances
and thermal fluctuations in low-voltage operation, (b) understanding the mechanisms for
trapping in nanocrystals and their influence on memory performances, and (c) the
influence of fixed surface charge on the characteristics of the nanocrystals [3]. The
NROM (Nitride Read Only Memory), mentioned previously, seems to be the most
promising device structure for high-density, nonvolatile semiconductor memory, which is
compatible with standard CMOS - a feature important for cost effectiveness and
reliability. However, for NROM to be a reproducible technology suitable for mass
production, we need to have a clearer picture of the charge transport and trapping
mechanisms in these devices.
1.2 Floating Gate Devices
Floating gate memory, a standard commercial flash device, is similar to the Intel
ETOX (~PROM Tunnel Oxide) structure (Fig. 1.2).
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Figure 1.2 Schematic of a basic ETOX flash memory device showing the program
and erase operation [8].
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Figure 1.3 Energy-band diagrams. (a) Electron flow during programming by CHE
injection. (b) Electron flow during erasing by FN tunneling to the source.
The memory storage element is the isolated floating gate disconnected from terminal
voltages. It rests between the control gate and the channel [4]. Fig. 1.3(a) shows a device
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cross-section representing the electron energy as a function of the vertical distance from
the control gate to the channel near the drain region of the MOSFET. The first SiOz
energy barrier between the floating gate and the channel prevents electrons from leaking
into the channel. The second ONO barrier between the floating gate and the control gate
prevents the electrons from escaping to the control gate.
Under typical programming conditions, positive drain and control gate biases are
applied to produce a large transverse electric field. This field sets the conditions for a
current to flow from the source to the drain. A fraction of the electrons, accelerated by the
high field in the channel near the drain region, gain enough kinetic energy to overcome
the 3.2-eV SiOz barrier and reach the floating gate. This programming method is known
as Channel-Hat-Electron (eRE) injection: the hot electrons refer to the highly energetic
electrons induced by the high electric field. Upon surmounting the barrier, the electrons
rapidly lose their kinetic energy (i.e. "thermalize") through interactions with the atomic
lattice vibrations and other electrons. They "trickle" down and are collected in the
floating gate.
Under "memory" erase conditions, a large positive voltage is applied to the source
terminal and a small negative voltage. may be applied to the control gate. Fig. l.3(b)
shows the electron energy as a function of the vertical distance from the control gate to
the source of the MOSFET. The applied electric field between the control gate and the
source increases the slope of the energy barrier, effectively thinning the barrier top. At
the same time, the high field imparts kinetic energy to some of the floating gate electrons.
The electrons move energetically up towards the SiOz top where they experience a
reduced triangular barrier to tunnel quantum-mechanically to the source. This mechanism
8
is known as Fowler-Nordheim tunneling. Once the tunneling electrons penetrate to the
source, they rapidly "thermalize" through interactions with the source electrons and the
crystal lattice.
Utilizing CHE programmmg and FN erase mechanisms, floating gate memory
devices have major limitations with respect to cell size scaling and programming voltage.
The main problems are related to high field stressing and the leaky scaled-down oxide
barrier, since a single defect can cause the discharge of the whole memory due to the
conductive properties of the floating gate [5]. Currently, there are efforts to find high-
permittivity (high-K) dielectric materials to replace SiOz as the gate dielectric, with the
purpose of minimizing the leakage. However, a thicker high-K dielectric would only
improve memory data retention at the expense ofprogram speed [4].
1.3 SONOS Devices
The SONOS technology holds the promise to circumvent the limitations mentioned
above. The memory elements of SONOS device are the charge traps distributed
throughout the volume of the ShN4 layer that stores both electrons and holes injected
from the channel. A typical trap density is in the order of 1018_1019 cm-3 [6]. These
nitride-based memory devices were extensively studied in the early 70s after the first
metal-gate nitride device MNOS (Metal-Nitride-Oxide-Silicon) was reported in 1967 by
Wegener et al [7]. SONOS research has been motivated largely by the relative small
change of threshold voltage to ionizing radiation. As such, they are valued for many
military and space applications, where radiation hardness is of primary concern.
9
Figure 1.4 SONOS memory device structure showing paths of electron transport
during memory operation [8].
In the SONOS device, an oxide layer is introduced between the gate and the nitride
region. Thus, it forms the ONO (SiOz-ShN4-SiOz) gate dielectric stack (Fig. 1.4) instead
of capping the nitride layer with just a metal or semiconductor gate. The purpose of the
top blocking oxide is to prevent charge escaping from the nitride layer to the control gate
and to reduce the charge injection from the control gate into the nitride layer, which limit
the memory window of both MNOS and SNOS devices. The gate dielectrics of SONOS
devices can endure the effects of aggressive scaling, which have revived interest in
scaled-down nitride memory devices for mainstream NVM applications.
During programming, the gate is biased positively so electrons from the channel can
tunnel across the SiOzinto the nitride layer. Most electrons get trapped in the nitride layer,
and some may even tunnel through the blocking oxide, into the gate. The trapped charges
produce the same threshold voltage shifts as in conventional floating gate devices. The
10
charge transport mechanisms involve Modified Fowler-Nordheim tunneling, direct
tunneling and Frenkel-Poole emissions. (A Frenkel-Poole emission is the thermal
excitation of trapped electrons to the conduction band with the assistance of the electric
field. [8]) The erase process occurs when the control gate is biased negatively for holes to
tunnel into the nitride film from the silicon bulk.
In our studies, SONGS nonvolatile memory devices are fabricated with a gate
dielectric consisting of an 18 A 'tunneling' oxide, 100 A oxynitride, and a 45 A
'blocking' oxide underneath a phosphorus-doped polysilicon gate [9]. We program the
devices by applying +7 V to the gate terminal for 2.5 milliseconds and erase the devices
by applying -7 V for 7.5 milliseconds. Source, drain and bulk terminals are all grounded
during programming, erase and retention operations.
11
Chapter 2
Theory of the SONOS Device
The SONDS device operates similar to a conventional MOSFET except for one major
difference - a conventional MOSFET has a single dielectric - an oxide between the gate
and the substrate, while the SONOS device has three dielectrics - a tunnel oxide, a nitride
and a blocking oxide. The extra dielectric layers in the SONDS device allow for the
trapping of charge in the nitride, which produces a shift in the threshold voltage to serve
as a memory element. The conventional MOSFET device has only one constant threshold
voltage. Thus, to understand the electrical behavior of SONOS device, we first examine
the I-V characteristics ofa MOSFET.
2.1 MOSFET Drain Current and Transconductance Model
Let us consider a surface channel MDSFET with a uniform doping (or a doping
profile which can be approximated by an effective uniform doping). We assume the
following [10]:
1) One-dimensional current flow.
2) Gradual channel approximation, i.e. \l2rjJ == 82rjJ/8x2, where rjJ is the potential with
espect to the intrinsic Fermi level Ei.
3) A 3-D density of states in the conduction band.
4) Maxwell-Boltzmann statistics.
12
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Figure 2.1 (a) N-channel MOSFET cross section. (b) Band diagram.
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If we employ the notations and the coordinates of Fig. 2.1, then the drain current of an
n-channel MOSFET can be written in the Pao-Sah formulation [11]:
= (W)!DS dV j'PF Pn (x, y)n(x,y)d¢
q L ~s d¢/dx (2.1)
where Xi is the inversion layer thickness, n is the electron volume density, fln is the
electron surface channel conductivity mobility, V(y) is the channel potential, ¢s is the
surface potential, ¢F is the Fermi potential and Wand L are the electrical channel width
and length, respectively.
The Pao-Sah drain current formulation includes both drift and diffusion currents to
model the drain current in the region between subthreshold and strong inversion. This
formulation can be modified to incorporate the variation of mobility with normal electric
field, fixed oxide charge, and interface states. From Matthiessen's rule, we have
(2.2)
where PSR is the surface roughness mobility, Pc is the coulomb scattering mobility, Po is
the low field mobility, and Po includes phonon and impurity scattering in the bulk silicon.
In a quantum mechanical approach, which employs a triangular-well approximation
of the potential at the silicon surface [12], the surface roughness mobility (PSR) at room
temperature is inversely proportional to EejJ, the effective normal electric field at the
interface [13]
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(2.3)
per unit area, respectively and Qs =Qb +Qn is the semiconductor charge density. We
introduce Ecrit as the critical field to describe the influence of surface roughness on the
electron mobility. The critical field is related to the electron transport effective mass, the
mean asperity height, ~, and correlation length, Lc, of an assumed Gaussian distributed
surface undulation of the oxide/silicon interface [13] and may be written as
(2.4)
where m/ and mt are the longitudinal and transverse effective masses, respectively for
transport in the (100) crystallographic plane ofa 2D silicon lattice. We can write
= (~s )12Qs(¢s,V,VsB )-Qn(¢s,V,VSB )1
ox
k
where ()s = 0 is the so-called surface roughness parameter.
2ksxoEcrit
(2.5)
The Coulomb scattering mobility, Pc' accounts for the Coulomb scattering from
oxide charges, interface charges and lattice ions. If we consider only the charges in the
plane of Si/Si02 interface, which is prominent in most cases, then with a quantum
mechanical calculation we can write [14]
(2.6)
15
J.L m e3
where a = 0 t and NIO is the total number of charges per unit area (including fixed
321ikTc2
charges Qf and interface charge Qit) in the plane of the Si-SiOz interface, at zero band-
bending (~s = 0), and is independent of ~s. D it is the density of interface traps per unit
area per eV, mt is the transverse electron mass in the silicon and 8" is the average of the
dielectric constants of Si and SiOz. Substituting Eqns. (2.5), (2.6) into Eqn. (2.1) yields
(2.7)
For a given set of terminal voltages, the 'band-bending', ~s, at the Si-SiOz interface
determines uniquely Qs, Qb, and Qn (and hence the drain current), which can be
calculated by an iterative solution of
(2.8)
where VPB is the flatband voltage. Until now, we have not specified formerly the
expressions for the semiconductor charge, Qs, and the inversion charge, Qn. Therefore,
Eqns. (2.7) and (2.8) are applicable generally for all gate voltages and operational
temperatures within the limits of Eqns. (2.1), (2.5) and (2.6), taking into account the
effect of mobility variation with electric field.
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If we use the four assumptions stated at the beginning of this section, then we can
solve the one-dimensional Poisson's equation and calculate Qs, Qn and(dtP )
dx
where
2
n(x,Y) =~ eq[¢-(v+VsB)]lkT = N
A
e q[¢-(2¢F+V+VSB)]lkT
A
(2.9)
(2.10)
(2.11)
(2.12)
G(d. V V )= r,exp{q[tP-(2tPF+ V +VSB)]lkT}dd.
'?s' 'SB~} F(d. V V ) '?
F '?, , SB
(2.13)
(2.14)
is the 'body effect' factor
is the 'extrinsic' Debye length
is the oxide capacitance per unit area
(2.15)
(2.16)
(2.17)
kS and ko are the relative dielectric constants of silicon and silicon dioxide, respectively,
Xo is the oxide thickness, and NA is the bulk doping concentration.
17
If we assume low drain bias (VDS < 2kBT Iq) and neglect Dit (assumeDit «N/o),
then substituting Qs, Qn, n(x,y) and (dqJ) into Eqn. (2.7), we can write the drain current for
dx
an n-channel MOSFET as
I =- (WJ (¢ V)V rANAexp{[q(qJ-(2qJF+VSB)]lkT}dqJ (2.18)
D q L f1 s' SB DS ~F ..fi (kTJ
- - F(qJ,O,VSB )LD q
where
(2.19)
The drain current is then differentiated with respect to gate-to-source voltage (Vas) to
obtain the transconductance:
From Eqn (2.8), we have
( aqJs )1 Cox
-av VDS.VSB =C C C.
GS ox + S + It
where
(2.20)
(2.21)
C = - BQs. c. == _ BQn .
s - BqJs' I BqJs '
c =_ BQit.
it - BqJs' (2.22)
Cs, Ci, and Cit are the semiconductor space charge, inversion charge and interface charge
capacitances per unit area, respectively. Using Eqns. (2.20), (2.21) and differentiating
Eqn. (2.18) with respect tOqJs' we obtain
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_ (W)V Cox
gm - q L DS C C C.
ox+ s+ It
2.2 Threshold Voltage Shift
The threshold voltage ofa MOSPET is defined at the point of strong inversion as
with the Penni potential defined as
(2.25)
where Qit is the interface trap charge defined at the point of strong inversion, and Cox =
Eox/Xo is the oxide capacitance per unit area. VFB, a generalized flatband voltage, may be
written as
1 fOVFB = ¢GS - - xpox (x)dx
Box
(2.26)
where ¢GS is the gate to semiconductor work function difference, Box is the dielectric
constant of the silicon dioxide, Pox is the variable oxide charge, and Xo is the oxide
thickness. In general, the interface trap charge at strong inversion, Qit, is neglected in
conventional MOSPET theory, but may be significant in SONOS devices. In Eqns. (2.24)
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and (2.26) we consider the oxide charge to be fixed and not mobile under bias. Thus, the
flatband voltage, VFB, is considered to be constant in a conventional MOSFET. Therefore,
the threshold voltage will not change as we vary the gate and substrate biases.
In contrast with a conventional MOSFET, as we have discussed in Chapter I, the
SONOS device can have a variable threshold voltage since the net charge in the nitride
film can be made either positive or negative by suitably programming or erasing the
device, respectively. The flatband voltage shift, ilVFB , includes information on the charge
distribution within the nitride and may be written as [15]
(2.27)
where,
(2.28)
is the change density per unit area in the silicon nitride due to a change in the volume
charge density ilPn as a result of program and erase operations.
_ !N xilPn (x)dx
x=-=-----!N ilPn (x)dx (2.29)
is the incremental charge centroid, XN is the nitride thickness, XOB is the blocking oxide
thickness, and 8 N is the dielectric constant of nitride. If we assume an initial charge state
for the silicon nitride with a uniform trap density completely occupied, either by electrons
or holes, then the charge centroid becomes x= xN /2 if we completely convert all of the
traps to the opposite charge state. As a result, the threshold voltage of SONOS device can
be expressed as
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(2.30)
where we have assumed the oxide charge in the tunnel oxide can be represented by a
fixed charge, Qj, at the Si-Si02 interface, and the oxide capacitance per unit area is
replaced by an effective capacitance, CejJ = Box/xeffi where x ejJ =XOT +XOB + (Box / BN )xN
is the effective ONO thickness.
In the programming operation for the SONOS device, when negative charge carriers
(electrons) are injected into the nitride, the threshold voltage shifts in the positive
direction. In the erase operation, when positive charge carriers (holes) are injected into
nitride, the threshold voltage shifts in the negative direction. Fig. 2.2 illustrates the drain
current (Io) and transconductance (gm), as a function of gate voltage (Vos) for a small
drain bias (Vos = 50 mV). The three curves depict the so-called fresh or virgin state of the
SONGS device, the written and the erased states. The threshold voltage, to first order,
can be determined by drawing a tangent to the point on the 10 curve where the gm goes
through a maximum. This tangent is extrapolated to zero current where the voltage Vos =
Vth. If we examine Fig. 2.2, then the memory window is determined by the difference
between the measured threshold voltage in the written state and the measured threshold
voltage in the erased state. The shift in threshold voltage may be written as
i1V = (XOB + xN Ji1QIII 2 NBox BN (2.31)
and the shift will reach maximum for a uniform trap density NT when all the traps are
alternately filled with electrons and holes by i1QN = 2qNTXN. Eqn (2.31) assumes the
threshold voltage shift is caused only by trapped charge in the silicon nitride film.
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Figure 2.2 WritelErase threshold voltage shift of SONGS device
2.3 Retention Model for SONOS devices
After a SONOS device is written or erased and resides or rests in the retention mode
(all terminals are grounded), the charge stored in the nitride wi11leak out or 'back-tunnel'
with a corresponding decay in the threshold voltage. We will use an amphoteric model to
describe the trapping and detrapping phenomenon. In the amphoteric trap model traps of
both charge states are attributed to a trivalent silicon center [16-17]. This center consists
of a silicon atom with a dangling bond, while the remaining three bonds are bonded with
nitrogen atoms. The charge state is neutral (Do) when a single electron is attached to the
dangling bond, negative (D) when two electrons are attached to the dangling bond, and
positive (D+) in the absence of electron bonding (i.e. a hole is attached to the bond). The
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interaction of an amphoteric trap with electrons and holes is illustrated in Fig. 2.3(a). ETA
and ETD are the two transitional energy levels.
ErA
Ero
(-/0) ---
(0/+)---
Figure 2.3 (a) Three charge states (D+, DO, D-) and two transitional energies (ETA and
ETD) associated with an amphoteric trap for electron and hole processes. (b) Four charge
decay mechanisms are illustrated for the discussion of charge retention.
If we assume the nitride film is initially filled with injected electron, all the traps are
in the D- state, and the blocking oxide is thick enough to prevent any charge passage, then
the threshold voltage decay can be associated with the following processes [1]:
I) Trap-to-band tunneling associated with the doubly occupied D- state to the silicon
conduction band with time constant 'rTB •
2) Thermal excitation of the trapped electrons associated with the doubly occupied D-
state to the nitride conduction band, followed by Frenkel-Poole drift conduction through
the silicon nitride to the tunnel oxide-nitride interface. Subsequently, these carriers tunnel
to the silicon substrate under the influence of the internal oxide electric field (see 'rth in
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Fig. 2.3(b)). Thermal excitation of electrons from the singly occupied DO state is
neglected since the corresponding energy level is much deeper in the silicon nitride band
gap.
3) Trap-to-trap tunneling of electrons from the singly occupied DO state to a Si-Si02
interface state with time constantrIT •
4) Band-to-trap tunneling ofholes from the silicon valence into the nitride traps under
the influence of the internal oxide electric field with time constantrDT.
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Chapter 3
Measurement Techniques
Almost all the measurement techniques performed on conventional MOS transistors
can be applied to SONOS nonvolatile memory devices. For example, we can study the
transfer characteristics of a SONOS device with an I-V measurement and study interface
traps at the Si-Si02 interface with a charge pumping technique. In addition, to study the
memory properties of a SONOS device we need to have some special characterization
methods. These include the Linear Voltage Ramp (LVR) and charge separation technique
to study the static memory window, and a set of dynamic measurements associated with
Erase/Write, data retention and endurance. Using these techniques, we can determine
how well the SONOS memory device stores charge under different conditions.
3.1 LabVIEWTM
All the measurements presented in this thesis are performed with the aid of a
computer program called LabVIEWTM. LabVIEWTM is a software platform developed by
National Instruments. In the LabVIEWTM environment, a graphical programming
language is used to write programs to control test equipments, such as oscilloscope,
electrometer, and function generator. These programs are usually referred to as "virtual
instruments (VIs)" because their appearance and operation imitate actual instruments.
With a VI, users can control and monitor simultaneously several test equipments to
perform a measurement. Communication between the computer, the instruments and the
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device is accomplished through a GPIB cable. LabVIEWTM also allows data to be sent
back to the computer, where it can be displayed on the screen and written to a file.
3.2 Charge Pumping Measurement
The charge pumping measurement is a widely accepted technique used to determine
the interface trap parameters in MOS devices [1]. We use this technique on SONOS
devices to measure the interface trap density before and after the device has been
EraselWrite cycled. Figure 3.1 demonstrates a bi-Ievel charge pumping setup where a
SONOS device is connected in a gated diode configuration by shorting the source and
drain together. A pulse train is applied to the gate of the device from a functional
generator, which drives the surface repetitively from accumulation to inversion. The
interface traps serve as recombination centers in the process and a net recombination
current can be measured at the drain/source terminal.
HP 59313A
AID Converter
Keithley 616
Digital
Electrometer
P-typeSi
PC
LabVIEW
HP 33120A
Functional Generator
Figure 3.1 Charge pumping setup [1].
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The charge pumping current, I cp, can be derived as [18]:
(3.1)
where Aa is the area of the gate, vth is the thermal velocity of the carriers, Cl'n and Cl'p are
the capture cross sections for electrons and holes, VFB and "Vth are the flatband and
threshold voltages of the device, I!!Va, tr, and tf are the amplitude, rise time, and fall time
of the pulse applied to the gate, respectively.
As seen in Eqn. (3.1), the charge pumping current is directly proportional to the
average density of interface states Dil and the frequency ofthe pumping pulse, f. In order
to remove the frequency dependence, the charge recombined per cycle, Qcp=Icp!f is
examined, which is generally constant in the frequency range from 100 KHz to 1 MHz.
At these frequencies, only the traps within loA of the Si-SiOz interface can respond and
contribute to the charge pumping current. However, for SONOS nonvolatile memory
devices, which possess a high density of near-interface oxide traps (NIOTs), if the device
is held in inversion for a period of time longer than the tunneling time constant, then the
trapped carriers at the interface will have enough time to communicate with the NIOTs.
This results in an increase of charge recombined per cycle as the frequency of the applied
pulse is lowered [19].
Variable frequency charge pumping technique is used to monitor the charge pumping
current over a wide range of gate pulse frequencies. A typical plot of charge pumped per
cycle, Qcp, versus pumping frequency is shown in Fig. 3.2 (b).
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Figure 3.2 (a) The recombined charge per cycle Qcp as a function of the base voltage
for a SONOS transistor (W=50llm L=O.8Ilm) with 1.8nm tunnel oxide, lOnm nitride
storage layer and 4.5nm blocking oxide. (b) The recombined charge per cycle Qcp as a
function of frequency for a thin tunnel oxide SONDS device (W=lOllm L=O.8Ilm). The
increase in Qcp at low frequency is attributed to an additional charge pumping current
associated with nitride traps, which are only 1.8 nm away from the Si-Si02 interface.
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The data obtained from the slope and corner frequency in the variable frequency
charge pumping measurement provides information regarding the density and location of
the NIOTs and, thus, the memory traps in the silicon nitride film. If we assume the
carriers in the silicon bands communicate with the NIOTs through an intermediate
interface trap (i.e. a two-step process), then we can write an expression for the
contribution of mono-energetically, distributed NIOT's to the charge pumped per cycle,
Qep (NIOT), in the manner [20]
Q
cp
(N/OT) =qA
g
fm(f) dxNT (x)[1- e 2rrr (ETO ,x)]
mm
where
(3.2)
(3.3)
is the trap-to-trap tunneling time constant, which describes the carrier tunneling
phenomenon between the interface traps and the NIOT's. The tunneling time constant, 'to,
is inversely proportional to D it and is weakly dependent on x. NT(X), is the spatial trap
density of NIOT's and Xmin is the minimum distance at which a NIOT is distinguishable
from an interface trap, which is determined by an experimental 'corner' frequency, f= fe,
. h 1 1 . h . d' .m t e measurement process. xm (f) =-In[ ] IS t e maximum Istance mto a
K} 21n2fro
dielectric that a gate pulse of frequency f can probe and Ii is the reduced Planck's
attenuation coefficients in the oxide and semiconductor, m;x,e and m;i,e are the effective
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masses of an electron in the oxide and semiconductor, respectively [20]. Using the slope
of the experimental curve (Fig. 3.2), the density of NIOT's at the maximum tunneling
distance Xm can be determined with the expression
(3.4)
From the previous discussion, we can vary the gate pulse frequency f, and with the aid of
Eqn. (3.4) we can determine the spatial distribution ofNIOT's. The assumption of a two-
step process for carrier communication to NIOTs has an alternative model, which
assumes the carriers tunnel from the silicon bands to a virtual energy state in the insulator
with subsequent relaxation to a NIOT ground state [32, 33]. Rather than employ a trap-
to-trap tunneling time constant, which is exponentially related to the trap distance, this
model assumes a trap capture cross section with an exponential dependence on the
distance into the insulator.
3.3 Linear Voltage Ramp Measurement
The Linear Voltage Ramp measurement is a quasi-static C-V measurement used to
determine the effective thickness of the ONO dielectric in a SONOS device. In a typical
LVR setup (Fig. 3.3), the source and drain ofthe device are tied to the bulk. A functional
generator controlled by the LabVIEWTM sends a ramping voltage to the bulk of the device.
The voltage is applied to the bulk rather than the gate electrode to reduce the system
noise caused by capacitive loading. The ramp rate, U, is small to maintain quasi-thermal
equilibrium in the device. The gate current is measured with an electrometer. Fig. 3.4
shows the front panel of the control program.
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Figure 3.3 Linear Voltage Ramp Setup [1]
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The ramping voltage can be written as
(3.5)
where V0 is a DC voltage level. The measured gate current is given by
(3.6)
where xejJ = X OT +X OB + 8
0x xN is the effective thickness of the ONO dielectric, Box is
8 N
the oxide dielectric constant, and AG is the gate area of the device. In addition, the LVR
measurement can be used to examine the static memory window of a SONOS device.
-4
-6
-8 ........~.......-~------~.......-~.......- .........~
Figure 3.5 Result of an LVR measurement ofa SONOS device. A static memory
window of 3 V is observed for a programming voltage of 5 V.
As shown in Fig. 3.5, suppose the voltage ramp starts at a positive value where the
semiconductor surface is in accumulation, so the nitride traps are filled with holes. As
the bulk voltage is swept from the positive value to a negative value, the surface of the
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semiconductor goes from accumulation to inversion. During this process, electrons are
injected and trapped in the nitride, thereby, shifting the flatband voltage in the positive
direction. In the reverse sweep, holes injection and trapping shift the flatband voltage
negatively.
3.4 Dynamic Measurements
From a user's point of view, erase/write (how fast), retention (how long) and
endurance (how robust) are the critical tests for NVSM devices. In our laboratory, all
three measurements can be conducted with an EraseIWritelRead setup originally
designed and implemented by Roy [21], but modified by Banerjee [22] and more recently
by Bu [23]. Modifications have been made to enhance the automation level and to
improve the transient response of the EraseIWritelRead circuit. Fig. 3.6 represents the
functional block diagram of the experimental setup.
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Figure 3.6 Measurement system functional block diagram.
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Figure 3.7 A schematic diagram of the DDT when the EraseIWritelRead circuit is at
different operational modes [23].
Fig. 3.7 illustrates the different states of the device under test (DDT), when the
EraseIWritelRead circuit in at different operational modes. To read out the threshold
voltage of a device, a current of 10 !JA is forced through the channel while the gate is
grounded. The source-gate voltage is measured with a Tektronix TDS 460 digital
oscilloscope, where the negative of the voltage equals the threshold voltage of the device.
v: rnsGS=~!J+ --f3n (3.7)
(3.8)
where Ileff is the effective, voltage-dependent, carrier mobility, WIL is the width to length
ratio of the device under test, and Ceff is the effective capacitance defined previously.
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3.4.1 EraselWrite Measurement
The EraseIWrite test is to measure of the programming speed of a device. The larger
the amplitude of the applied voltage pulse, the quicker the device will be erased or
written. The typical voltage pulse duration is in the range of 1 ms to 10 ms.
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Figure 3.8 WritelErase curves for a SONOS transistor (W = 100~m, L = 5 ~m) with an
ultra-thin tunnel oxide with program voltages of7V (blue), 6V (teal), and 5V (red) [1].
Fig. 3.8 shows the result of an EraseIWrite measurement on an n-channel SONOS
transistor using erase and write voltages of 5, 6, 7 volts. The transistor has a virgin
threshold of 0.2 V. For each point on the write curve, the device is first erased by a long
Erase pulse (lOs) to saturate the nitride traps with holes, and then a Write pulse with
different duration, tp , is applied to the gate of the device. In the meantime, the source,
drain and bulk are tied together to ground. After a short read-delay time trd, the threshold
voltage is extracted by a Read operation. The Erase measurement is performed in the
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same manner, except for a reversal of the voltage polarity. The 'cross-over' point, where
the Write curve meets the Erase curve, is an indication of the programming speed of the
device for a specified gate voltage. As the programming voltage is increased from 5 to 7
volts, the 'cross-over' point decreases from 10 ms to 0.1 ms, a rate of 1 decadeN [1].
3.4.2 Retention Measurement
Retention measurements are used to characterize the ability of a SONOS device to
store and recover data over time. As the tunnel oxide of SONOS device is scaled down,
the device will have a faster programming speed and lower program and erase voltages,
but data retention and endurance will be degraded.
To perform the retention measurement, the device is first written or erased. After a
pre-determined read delay time, we apply a Read signal to the EraseIWritelRead circuit to
read out the threshold voltage. Next, the device is reset to the same original state and the
same Read operation is performed after another read-delay time. The read-delay time is
between 10-7 seconds and 105 seconds.
The retention measurement can be performed at elevated temperatures (Fig. 3.9) with
a hot chuck in the laboratory. Experiments indicate the decay rate of the write state
(excess electron state) is sensitive to temperature, while the decay rate of the erase state
(excess hole state) remains stable. Using the data, we can analyze the nitride trap density
for the write state [24-25]. We can also use the last 3 or 4 points and a straight line fit to
obtain an extrapolated memory window at 10 years (3E+8 sec). The commercial standard
for data retention is a 0.5 V window at 10 years, at 85 C.
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Figure 3.9 Threshold voltage of an ultra-thin tunnel oxide SONOS device versus read
delay time for temperatures ranging from 22 C to 175 C [25].
3.4.3 Endurance Measurement
Endurance is a measure of the device's ability to sustain the damage caused by
repetitive EraseIWrite cycling. Each time an EraseIWrite operation is performed on the
device, charges pass through the tunnel oxide with the possibility of deteriorating the Si-
Si02 interface and the nitride film.
To investigate the effects of EraseIWrite cycling, we measure the threshold voltage
decay curve and interface trap density Dit for a virgin device. Next, the device is
subjected to 104, 105 or 106 EraseIWrite cycles using a write voltage of +7 V for 2.5 ms
and an erase voltage of -7 V for 7.5 ms. Charge retention and charge pumping
measurements are performed after each cycling. Fig. 3.10 (a) and (b) show the effect of
stressing on the density of interface traps and threshold voltage, respectively.
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Figure 3.10 (a) Interface trap density versus stressing cycles on a SONOS transistor.
(b) Threshold Voltage Versus Time under different stressing cycles. The SONOS
transistor (W=50 /lm, L=0.8 /lID) has 1.8 nm tunnel oxide, 10 nm nitride and 4.5 nm
blocking oxide.
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Chapter 4
Electrical Characterization of Scaled
SONOS NVSM Devices
Electrical Characterization is critical to the success of SONOS device modeling and
optimization studies. In this chapter, we present our results on the characterization of
scaled SONOS devices. We begin with I-V measurement to extract device modeling
parameters, such as substrate doping and flatband voltage. Using the derived parameters,
we can simulate the drain current and transconductance behavior using the theoretical
model described in Chapter 2. It is the foundation to understand the physics of SONOS
devices. Next, basic memory characteristics of n-channel SONOS transistors with gate
diodes are presented. In particular, one of the most prominent reliability issues, the
degradation of data retention at elevated temperature, is discussed.
4.1 Device parameters extraction
Many key parameters that describe the behavior of SONOS transistors can be derived
from the Drain Current vs. Gate Voltage curves. According to an accurate linear region
model for single-device MOSFET parameter extraction in strong inversion [26], the drain
current for an n-channel SONOS may be written
po[(Ves - V,,) - V~ (I+O,)]V""
I D =-------;:;--------='-------------,::----------
1+(9, +2A,Rs{Vas - v" +2A-"~¥F +VSB - V~ (1-0,)] - PoRi4'<,~¥F +VSB +3V",,0,)
(4.1)
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where
(4.2)
(4.3)
(4.4)
(4.5)
This model includes second-order drain voltage effects [27] and a series resistance at the
source and drain (Rs = RD ) [28]. The Qit(~s) term is included in VFB and variations with
surface potential are neglected. All other constants have their usuatmeanings.
A family of ID- VGS curves with VSB as a parameter taken at low drain bias
(VDS < 2kT/ q) is shown in Fig. 4.1. The gate voltage is controlled to prevent electron
tunneling. From this plot a linear extrapolation at the point of maximum slope to I D =0
gives the threshold voltage under different VSB. Rearranging (4.2), we have
(4.6)
where
(4.7)
If we assume an initial value of NA with a known value of effective capacitance CejJ, then
we can plot Vt/l vs. (~VSB + 2rjJF - ~2rjJF) as shown in Fig. 4.2 (a). The body-effect
parameter (An) is determined by the slope and the threshold voltage (VIo) is determined
by the y-axis intercept. The corrected value of doping concentration (NA ') can be
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calculated using the derived value of An according to Eqn. (4.4). This whole process is
repeated until the assumed value for (NA) is equivalent to the actual value (NA*). The final
results, obtained by iteration, for An and VIO yield the flatband voltage VFB and bulk
doping concentration NA•
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Figure 4.1 Drain current and transconductance vs. gate voltage with stepped reverse
bias on the bulk (VDS = 50 mY). (a) Single SONOS transistor with dimension of W=50
/-lm, L=0.8 /-lm. (b) Single SONGS transistor with dimension of W=50 /-lm, L=50 /-lm.
Both devices have effective capacitance, Ceff=2.8E-7 fd/cm2•
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The parameters Rs, 8s, and ~o can be determined through two linear extractions as
follows: First, plot the graph denoted in Fig. 4.2 (b) to obtain a slope of (Bs +2floRs)/flo
and a series of intercepts b( ¢s) defined by
(4.8)
Then we can plot b(¢J versus 4An~2¢F +VSB +3VDS 6nas in Fig. 4.2 (c) and find 1/flo as
an intercept and Rs as the slope. These values can be inserted into the slope of Fig. 4.2 (b)
to determine the surface roughness factor (8s).
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Figure 4.2 Procedures for the determination of SONOS device modeling parameters.
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We use this method to extract device parameters for both short channel and long
channel SONOS devices. In short channel devices, we have observed a gradual increase
in the peak transconductance with increase of substrate bias. This effect can be explained
by channel length modulation and charge sharing effects, which requires a 2-D
description of the current flow. Below is the listing of the parameters we extracted:
NA Cox cI>f An VFB ~o Rs
(cm-3) (fd/cm2) (V) (IV) (V) (AJV2) (n)
SONOS Transistor 1 2.E+16 2.8E-07 0.38 0.3 -0.61 2.1E-4 270(W=50J.!m, L=50 J.!m)
SONOS Transistor 2 2.E+16 2.8E-07 0.37 0.27 -1.09 8.7E-3 38(W=50J.!m, L=0.8J.!m)
Table 4.1 Extracted parameters for SONOS single transistors.
From our observations, the series resistance plays a more important role than the surface
roughness parameter in the deterioration of the drain current with gate and substrate bias.
4.2 Simulation Result
The parameters are employed to generate theoretical ID and gm curves. The mean
density of interface traps (Dit) is determined by charge pumping measurement and has a
typical value of 1.1 x 1010 cm-2ey-l. The effect of series resistance (Rs) can be modeled by
an effective Os, where 0s(ejJec/iVe) = Os + 2fJoRs contributes to the degradation of the
transconductance [28].
Fig. 4.3 shows the comparison between experiment and simulation results on the
drain current and transconductance behavior for both short channel and long channel
NSONOS devices.
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Figure 4.3 Comparison between experiment and simulation result for (a) long channel
NSONOS device (W=50 Jlm, L=50 Jlm), (b) short channel NSONOS device (W=50 Jlm,
L=O.8 Jlm). Both devices have 1.8nm tunnel oxide, IOnm nitride storage layer and 4.5nm
blocking oxide.
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As shown in Fig. 4.3, the simulated drain current curves lie close to the experimental
ones from the subthreshold region to the inversion region. As the transconductance
represents the derivative of the drain current, modeling of transconductance is more
difficult since the transconductance is very sensitive to the slightest shift in the horizontal
axis, which can take place when charge injection occurs in the silicon nitride. For some
reason, in the long channel SONOS devices, the Gm measurement results are not ideal
and different from the simulation results. We didn't see the same behavior in our previous
devices and we will figure it out later.
4.3 SONOS device with protective gate diodes
The step-by-step process of SONGS device fabrication at the Sherman Fairchild
Microelectronic Lab is summarized in Appendix C. The polysilicon etch is one of the
most important operations in semiconductor device fabrication, especially for state-of-
the-art small geometry devices.
Plasma process is conventionally used to etch polysilicon, which results in less
undercutting as compared with a chemical etch process. However, it has been widely
recognized that plasma processes cause current to flow through thin oxides, resulting in
charge trapping in the oxide and trap generation at the Si-Si02 interface. Although many
of these traps can be passivated by a forming gas anneal, latent damage exists [29]. In
addition, some of the traps can be reactivated by the subsequent electrical stressing.
Plasma-induced damage enhances the vulnerability of gate oxide to hot-carner-induced
degradation and time-dependent dielectric breakdown (TDDB) [30].
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In the SONOS device area, it has been suggested that plasma etching causes a
reduction in device retention because the Si-Si02 interface traps act as the stepping stones
in charge decay process [17]. In order to improve the SONOS device performance,
researchers at Northrop Grumman and Sandia National Laboratories design a SONOS
structure with two diodes connected back to back and to the gate of the device (Fig. 4.4).
The protective gate diodes can prevent charge accumulation and improve device
performance. From our measurements, it is clear that both the retention characteristic and
interface trap density have improved compared with devices without protective gate
diodes. Fig. 4.5 shows the result. These SONOS devices are fabricated with a gate
dielectric consisting of an 18 A tunneling oxide, a 100 A "oxynitride" layer and a 45 A
blocking oxide underneath a phosphorus-doped polysilicon gate. We program the devices
by applying +7 V to the gate terminal for 2.5 msec, and erase them by applying -7 V
pulse for 7.5 msec.
Figure 4.4 SONOS structure with protective gate diodes
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4.4 SONON Retention at Elevated Temperatures
To study the charge retention at elevated temperatures, we subjected a single SONOS
device to temperatures ranging from 22 degrees Celsius to 225 degrees Celsius while
performing the retention measurement for both the write and erase state. From the
plotted result (Fig. 4.5), we can see that the elevated temperatures have a large effect on
the write state of the device and barely a noticeable effect on the erase state. The reason
for this phenomenon is that the electrons are trapped in shallow energy wells and, as the
temperature goes up, the trapped electrons in the nitride can escape the traps and back
tunnel through an ultra-thin oxide to the silicon. The holes, on the other hand, are trapped
in deep energy wells and cannot escape by thermal excitation.
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Figure 4.6 Threshold Voltage decay vs. Temperatures for a scaled SONOS device.
The SONOS transistor (W=50 /lm, L=0.8 /lm) has 1.8 nm tunnel oxide,
10 nrn nitride layer and 4.5 nrn blocking oxide.
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The characterization of charge retention il1 a SONGS device at elevated temperatures
has been investigated by Yang and White [25] using an amphoteric trap model, which
attributes both electron and hole traps to a silicon-dangling bond. Using this trap model,
Yang and White derived an expression for the charge trapped in the nitride,
Pn (x, ETA ,t)=-qg(X,E TA )f- (4.9)
where ETA is the energy level of the trap, f- is the trap occupancy function for electrons,
and g(x, ETA) is the density of traps in the nitride (traps/cm3eV) at a distance 'x' from the
tunnel oxide-nitride interface into the nitride.
The charge stored in the nitride causes a shift in the threshold voltage of the device,
!J.Vth, which can be written as [25],
(4.10)
where XN and XOB are the thicknesses of the nitride and blocking oxide, respectively,
while BN and Box are the dielectric constants of the nitride and blocking oxide,
respectively. Equation (4.10) assumes a uniform distribution of nitride traps and the
activation energy responsible for the decay rate is [25]:
(4.11)
where A is a constant given by
(4.12)
where O"n is the trap capture cross-section, m* the effective electron mass in the nitride
and 'h' is Planck's constant. These relationships were used to interpret measurements of
retention at elevated temperatures for retention times out to 104 seconds for the written
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state of a scaled SONOS device (Fig. 4.6). For example, according to Eqn. (4.11), at a
given temperature 175 C, the read delay time ranges from 1 millisecond to 104 seconds,
corresponding to trap energy level from 0.84 eV to 2.08 eV. The trap energy depth is
measured from the conduction band edge. Eqn. (4.10) shows the trap density can be
probed at the same temperature by measuring the slope of the threshold voltage decay
characteristics as a function of retention time. The nitride trap density vs. the trap energy
at different temperatures is plotted in Fig. 4.7.
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Figure 4.7 Extracted valu;e ofthe nitride trap density, g(ETA), vs. trap energy, ETA, at
different temperatures for a SONOS transistor with Oxynitride.
The SONOS devices we measured are consisting of oxygen-rich films called
oxynitride (SiOxNy). In previous studies of elevated temperature affects, Yang and White
[25] have extrapolated the electron trap density for a SONOS device with a 'silicon-rich'
nitride layer at 175 C. The work of Wrazien and Zhao et al. [24] shows the trap density
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for a silicon-rich nitride layer is roughly three times greater than the density for an
'oxynitride' layer as shown in a comparison chart of Fig. 4.8. This is expected as the
presence of oxygen will 'tie-up' silicon dangling bonds, which cause the memory traps in
the nitride. The 'oxynitride' and 'silicon-rich' nitride trap densities peak at the same
activation energy, 1.1 eV.
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Chapter 5
Conclusions
This thesis addresses the electrical characterization of scaled SONOS nonvolatile
memory devices. In this chapter, I will summarize our results on device modeling and
experimental observations. Also include a brief description of future investigation.
5.1 Conclusions from this Thesis
• A parameter extraction procedure based on physical concepts is applied to
determine SONOS device constants and model transconductance degradation for
a uniform doping profile. Taking into account the effect of Rs, the intrinsic value
of Po and Os can be extracted from a single dc ID-Vos measurement. In our devices,
series resistance (Rs) rather than surface roughness scattering (8s) has a
pronounced effect on the degradation of drain current and transconductance.
Important device parameters extracted for both short channel and long channel
SONOS devices are listed in Table 4.1.
• With the extracted parameters, we can simulate the drain current and
transconductance behavior of SONOS devices in program and erase states with
the modification of a model used for MOSFET devices (Fig. 4.3). The simulated
drain current curves lie close to the experimental ones from the subthreshold
region to the inversion region. As the transconductance represents the derivative
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of the drain current, modeling of transconductance is more difficult since the
transconductance is very sensitive to the slightest shift in the horizontal axis,
which can take place when charge injection occurs in the silicon nitride. For some
reason, in the long channel SONOS devices, the Gm measurement results are not
ideal and different from the simulation results. We didn't see the same behavior in
our previous devices and we will figure it out later.
• Plasma damage has been observed in SONOS devices fabricated at Northrop
Grumman. During the plasma etching process, electrons build up in the gate of the
device, which results in charge trapping in the gate dielectric and a trap generation
at the Si-Si02 interface. SONOS structure with two diodes connected back to back
and to the gate of the device (the protective gate diode configuration shown in Fig.
4.4) can be used to prevent charge accumulation and improve device performance.
According to our measurements, both the retention characteristic and interface
trap density are improved compared with SONOS devices without protective gate
diodes (Fig. 4.5).
• At elevated temperatures, the write (program) state of the scaled N-channel
SONOS memory device shows thermal emission of electrons (Fig. 4.6). As the
temperature increases, electrons are excited and free from traps in the nitride and
tunnel back to Si, causing an accelerated loss of charge at high temperatures.
Assuming thermal excitation of trapped electrons is the dominant discharging
mechanism at high temperatures, the nitride trap density vs. the trap energy at
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different temperatures can be extracted (Fig. 4.7). The result shows that the trap
density for an 'oxynitride' storage layer is roughly three, times less than the
density for a silicon-rich nitride layer (Fig. 4.8). The excess 'hole' state does not
show appreciable loss of charge with temperature, which seems to indicate the
'hole' trap levels are located deeper in the silicon nitride energy gap than their
electron counterparts so thermal emission is not observed.
.'
• With different stressing cycles, an increase in Si-SiOz interface trap density (Dit)
is observed. The threshold voltage decay rate of excess hole state is degraded with
cycling, while the decay rate of the excess electron state is not affected (Fig. 3.10).
This indicates the excess hole state is more sensitive to the trap-to-trap tunneling,
which is associated with Si-SiOz interface traps. We have also observed both the
program and erase curves shift in the positive direction because of the increase of
interface charges.
5.2 Future Considerations
• Oxynitride and silicon-rich nitride (SRN) can be further studies in terms of
retention. They can be deposited in sequence on top of tunnel oxide with LPCVD
to provide a charge storage layer. This dielectric combination can increase charge
back-tunneling distance and have improved charge retention.
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• Materials with high dielectric constants (high-K materials) can be used as a
charge storage layer. They are electrically thinner than nitride, which is
advantageous for low-voltage operation.
• SONOS devices, called NROM devices, use hot-carrier injection to program and
store charge locally over source and drain junctions. This NROM technology can
double the memory density of the conventional SONOS device [31] and needs to
be further investigated. A thicker tunnel oxide is employed in NROM devices to
Increase memory retention comparable to the conventional floating gate
technology.
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Appendix A - SONOS device pictures
(a) (b)
Figure A.I (a) Single SONOS transistor ofW=50 /lID, L=0.8 /lID. (b) SONGS Array
consisting of 1000 single devices with each device having W=5 /lID, L=0.8 /lID.
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Appendix B - Measurement Procedures (step by step)
B. 1 Drain Current versus Gate Voltage Measurement
Goal - To plot the drain current versus gate voltage on a single SONOS device and to
become familiar with the measurement setup using the HP-4145 and LabVIEwrM
interface. The I-V curve is useful in determining the threshold voltage of the device in the
native, programmed, and erased states.
1) Setup
A) Verify that the computer is connected to the 4145 scope and the Keithley 7001
Switch System using the GPIB cables. Place the wafer onto the probing station.
B) Locate a single SONOS device.
C) Make contact with the device at pads indicated in the table.
Table B.l - Drain Current versus Gate Voltage Measurement Pin Setup
Source Substrate Gate Drain
Pad # 9 32 33 8
Pad # 7 34 35 6
Probe #
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D) Close the lid on the probing station and watch so the lid does not close on the
wafer.
E) Connect the pins on the side of the lid to the wires from the Keithley meter in this
order from top to bottom: 1,2,4,5.
F) On the PC, load the program "matrix.vi" in the directory \\Calvin\pcdir\labview
\programs\subvis. Run the program by clicking on the white arrow in the top left
of the screen.
G) On the PC, load the I-V measurement program "isvgfam" in the directory
\\Calvin\pcdir\labview\programs\iv. The program will take a few seconds to load.
2) Measurement
A) Choose a title for your data measurement.
B) Set the bulk voltage to zero volts.
C) Set the Gate Voltage Range from -3.0 to 1.0 volts.
D) Set the data points to 51 for a higher resolution curve.
E) Set the Drain Voltage to 50 mV.
F) Set the Bulk Steps to 1. Setting this to a value greater than one will repeat the
measurement that many times.
G) Set the Channel Definitions. (refer to chart above)
H) Run the program by clicking on the white arrow in the top left of the screen. Do
not bump the table during the measurement.
I) Save your data to a file in a directory you set up for yourself.
J) Print the LabVIEWTM screen (scale window to 85% in printer settings).
62
K) Write the device
1) Change the Gate Voltage Range to +7V to +8V.
2) Run the program for roughly 10 seconds then click on the stop icon next to the
arrow.
L) Change the title of your measurement (part A) to indicate the device has been
programmed.
M) Repeat steps 2B through 2J.
N) Erase the device
1) Change the Gate Voltage Range to -7V to -8V.
2) Run the program for roughly 10 seconds then click on the stop icon next to the
arrow.
0) Change the title of your measurement (part A) to indicate the device has been
erased.
P) Repeat steps 2B through 2J.
Q) Open Microsoft Excel and import your data and plot it as best you can.
B. 2 Charge Pumping Measurement
Goal - To sweep the gate of the device with a square wave with specific amplitude in
order to excite electrons out of traps in the Si-Si02 interface. This will result in a current,
which will be measured. This current can be related to the charge stored in the device by
dividing the current by the frequency. LabVIEWTM will extract the interface trap density,
Dit, from the charge stored in the traps.
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1) Setup
A) Verify that the computer is connected through the GPIB cables with the HP
33120A function generator and the Keithley 617 programmable electrometer.
B) Follow steps B - E from the I-V measurement.
C) Connect the HP 33120A to the gate of the deviCe.
D) Connect the source and drain terminals together using the "T" connector and to
Keithley 617 electrometer.
E) Place the short circuit connector onto the substrate pin to ground this terminal.
F) Load the program "sonosBASE_swp.vi" in the directory
"\\Calvin\pcdir\labview\programs\SONOS".
2) Measurement
A) Set the amplitude to 2 volts (default).
B) Set the frequency to 1.00E+5 Hz (default).
C) Leave the rise and fall times at 1E-7 seconds (default).
D) Set samples per point to 3 or 5 ifyou want a more accurate measurement.
E) Set the type of device, NMOS (default) for the Northrop Grumman lot # 63850D
wafers.
F) Set termination to High Z (default).
G) Set pulse generator to HP-33120A (default).
H) Set the base level range to values appropriate for the device. Start with a range
from -3 to +1 volts in the forward direction. You will have to change these values
in order to view the entire charge pumping curve.
64
I) Enter a name including the device lot #, wafer #, and any other information that
characterizes the device.
J) Set the width and length of the device. For NGC lot # 63850D, W =10 Ilm and L
= 0.8 Ilm.
NOTE: When measuring an array of devices, width becomes # of devices x width
of 1 device, in order to account for the large number of devices in the array, and
correctly extract Iep and Dit.
K)' Run the program by clicking on the white arrow in the top left of the screen. Do
not bump the table during the measurement.
B. 3 Retention Measurement
Goal- To determine the ability of a SONOS device to retain charge over a long period of
time, to investigate the retention characteristics at elevated temperature, and to determine
the effect of stressing the device on the retention characteristics.
1) Setup
A) Tum on a1l4-power supplies.
B) Download FPGA through the hardware debug cable.
a. Northrpl- to erase device in 7.5 ms
b. Northrop- to write device in 2.5 ms
c. In Xilinx Foundation software, choose Northrop.bit or Northrpl.bit ~
Download~ Download design~ OK
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C) Verify that the computer is connected through the GPIB cables with the Tek TDS
460 oscilloscope.
D) Connect the cables from the box to the exact pad.
E) Check the connection ofVwand V e•
a. When writing the device, Vw should be positive and Ve should be
negative.
b. When erasing the device, Vw should be negative and Ve should be
positive.
F) Load the program "FPGAretentionJeadonly.vi" in the directory
''''\\Calvin\pcdir\labview\programs\SONOS".
G) Reset SW-1 and press the middle square button to start.
2) Measurement
A) Set up windows
a. read window 1: 2.49E-4 read window 2: 3.47E-4
b. ground window 1: -3.18E-4 ground window 2: -2.41E-4
c. "read window" goes on the left side of the transition on the oscilloscope,
which is Vth. "ground window" is on the right side on the oscilloscope,
which establishes ground for Vth.
B) Measurements start from 1E-7, 1E-6... to 1E+5 s.
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B. 4 EraselWrite Cycling Measurement
Goal - To simulate prolonged use of the device, and determine how the device will hold
up under periods of extreme use.
1) Setup
A) Connect the HP-33120A to the gate of the device.
B) Short the source, drain and bulk to ground.
C) Verify that the computer is connected through the GPIB cable with HP-33120A.
D) Load the program "stress1.vi" in the directory "C:\steve\SONOS LabVIEW".
2) Measurement
A) Set Input Stress Cycles from lE4 to lE6.
B) Set Write Width as 2.5 ms and Erase Width as 7.5 ms.
C) Set Write Amplitude and Erase Amplitude as 7 V.
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Appendix C - SONOS Device Fabrication - (Step-by-Step)
C. 1 Starting Material .
1. 3-inch p-type Si Wafers, boron-doped 13-15 Q-cm
C.2 N-Well Formation
1. RCA clean with HF dip
2. Oxidation, 1000 A(dry, 1000 C, 160 min)
3. Photolithography, mask NW ill-Well)
4. BHF etch to obtain 200 Apad oxide (14 min)
5. N-well implantation, phosphorus, 100 KeV 4.8x1012cm-2
6. Plasma photo resistor (PR) strip
7. Chemical PR strip
8. RCA clean
9. Anneal, 1100 C, 60 min, N2, 2 slpm
10. Oxidation, dry, 1100 C, 15 min
11. Anneal (N-well drive in), 1100 C for 24 hours, N2, 2 slpm
C. 3 LOCOS Isolation
1. RCA Clean
2. LPCVD nitride 1000 A(725 C, 0.3 Torr, 20 sccm dichlorosilane (DCS), 100 sccm
ammonia, 65 min)
3. Photolithography, mask AD (Active Device)
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4. Plasma etch nitride (0.3 Torr, 300 Watts, 60 sccm CF4)
5. Chemical PR strip
6. Photolithography, mask FI (E.ield Implant)
7. Field implantation, boron, 40 KeV, 5xl014cm-2
8. Plasma PR strip
9. Chemical PR strip
10. RCA clean
11. Field oxidation/implant activation (wet, 1000, 180 min)
12. Field oxidation, 8000 A(wet, 1000 C, 140 min, anneal 30 min in dry N2)
13. Etch oxynitride over the nitride (10: 1 BHF, 1 min)
14. Etch nitride, 1000 A(hot phosphoric acid, 180 C, 60 min)
15. Etch buffer oxide, 1000 A(10:1 BHF, 100 sec)
16. RCA clean
17. Oxidation - remove residual nitride (wet, 900 C, 20 min)
18. Etch oxide (10:1 BHF, 100 sec)
19. RCA clean (no HF)
20. Oxidation, 250 A (wet, 900 C, 15 min)
C. 4 Channel Doping
1. Threshold adjust implant, boron 50 KeV, lx1012cm-2
2. RCA clean
3. Implant anneal (900 C, N2, 30 min)
69
c. 5 Gate Formation and Polysilicon Deposition
1. Etch pad oxide (100:1 BHF, 12 min)
2. RCA clean (after HF dip to hydrophobic, do not rinse)
3. Tunnel oxide growth, 20 A (TWO, 800 C, 30 seem 02 in 3000 seem Ar, 40 min)
4. LPCVD silicon-rich nitride, 45 A (680 C, 90 seem DCS, 30 seem NH3, 7 min)
5. LPCVD nitride, 45 A (680 C, 10 seem DCS, 100 seem NH3, 13 min)
6. Optional- LPCVD oxynitride, 45 A (680 C, 30:40:10 N20:NH3:DCS, 4 A/min)
7. LPCVD oxide, 55 A (725 C, 10 seem DCS, 100 seem N20, 34 min)
8. Oxide steam densifieation (wet, 900 C, 30 min)
9. Polysilieon gate deposition, 5 K A (625 C, 800 mTorr, 284 seem Silane, 30 min)
10. RCA clean
11. POCi) diffusion (900 C, N2 and O2flow with POCi) bubbler at 19 C, 25 min, then
N2 only for 25 min)
12. Etch P-glass (100: 1 BHF, 4 min)
13. Photolithography, mask PY (£olysilieon)
14. Plasma etch polysilieon (300 Watts, 150 mTorr, 45 seem SF6, 60 sec)
15. Chemical PR strip
C. 6 Source and Drain Implants
1. Etch blocking oxide (100:1 BHF, 3 min)
2. Etch nitride (H3P04,180 C, 3 min)
3. Etch tunnel oxide (100:1 BHF, 3 min)
4. RCA clean (with HF dip)
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5. Pad oxidation, 200 A (wet, 800 C, 28 min)
6. Photolithography, mask PP (~oly-diffusion)
7. P-SourcelDrain implant, boron, 32 KeV, 5xIQ15cm-Z
8. Plasma PR strip
9. Chemical PR strip
10. Photolithography, mask NN ill-diffusion)
11. N-SourcelDrain implant, phosphorus, 40 KeV, 5xl015cm-Z
12. Plasma PR strip
13. Chemical PR strip
14. RCA clean
15. Implant drive-in anneal (1000 C in 2 slpm Nz for 160 min)
16. Boron/Phosphorus-silicate glass strip (10: 1BHF, 1 min)
C. 7 Contact Window
1. RCA clean (with HF)
2. Intermediate oxide, 1100 A(wet, 950 C, 30 min, anneal 30 min)
3. Photolithography, mask CW ~ontact Window)
4. Etch windows (10:1 BHF), rinse thoroughly
5. Chemical photo strip
C.8 Pre-metal High Temperature deuterium Anneal
1. RCA clean (with HF dip to hydrophobic)
2. Anneal (700 C, 10% Dz/Nz, 2 slpm, 4 hours, PMA furnace)
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c. 9 Metalization
1. DC sputter (2 hours, cool down 10 min)
2. Photolithography, mask MET (Metalization)
3. Etch aluminum (PAN etch at 43 C)
4. Chemical photo-strip
c. 10 Post-Metal Anneal (PMA)
1. Organic clean (Acetone & Methanol)
2. PMA (400 C, 10% Dz/Nz, 30 min)
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